Notice of References Cited Application/Control No. 10/586,176 Examiner FERNANDO N. HIDALGO Applicant(s)/Patent Under Reexamination KOHLER ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
		<u> </u>	 		
*	Α	US-5,257,225	10-1993	Lee, Roger R.	365/185.19
	В	US-			
	C	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Η	US-			
	I	US-			
	J	US-			
	К	US-			
	┙	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν	WO 2004053886 A1	06-2004	World Intellect	REINER, JOACHIM CHRISTIAW	
	0					
	Ρ					
	σ					
	R					
	S					
	۲					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	U	Doyle et al., Characterization of oxide trap and interface trap creation during hot-carrier stressing on n-mos transistors using he floating-gate technique, 1993, IEEE Electron Device Letters, Vol. 14, No. 2, February 1993; all pages.		
	٧			
	w			
	×			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.